Skip to content
Snippets Groups Projects
  1. Mar 13, 2019
  2. Mar 04, 2019
  3. Feb 15, 2019
    • Santiago de Luxán Hernández's avatar
      Speed-Up for ISP when JVET_M0464_UNI_MTS is enabled. It can be... · abe7f177
      Santiago de Luxán Hernández authored
      Speed-Up for ISP when JVET_M0464_UNI_MTS is enabled. It can be enabled/disabled with the config. file parameter ISPFast.
      
      When enabled,
      -it merges all full RD intra mode lists into one,
      -it tests fewer non-DCT-II transforms if ISP is likely to become the best mode and
      -it stops testing intra modes for an ISP split if all sub-partitions obtained a zero-cbf.
      
      Results in CTC:
      
      AI -> 0.04% loss, EncT = 97%, DecT = 100%
      RA -> 0.01% loss, EncT = 99%, DecT = 100%
      abe7f177
  4. Feb 11, 2019
    • Karsten Suehring's avatar
      remove deprecated IMV mode SPS parameter · 461cdbcd
      Karsten Suehring authored
      AMVR (formely IMV) now has only one mode, which used to be mode #2
      - remove SPS imv_mode parameter
      - remove encoder configuration for mode #1 (mode #2 replaces mode #1)
      - adapt config files to refer tp mode #1
      - rename SPS syntax elements and access functions to AMVR
      
      Note: IMV to AMVR renaming in other parts of the software should be done by proponents.
      461cdbcd
  5. Feb 08, 2019
  6. Feb 02, 2019
  7. Feb 01, 2019
  8. Jan 31, 2019
  9. Jan 28, 2019
  10. Jan 27, 2019
  11. Jan 25, 2019
    • Karsten Suehring's avatar
      first part of SPS syntax alignment: · 727288bd
      Karsten Suehring authored
      - sps_sao_enabled_flag
      - sps_alf_enabled_flag
      - pcm_enabled_flag
      - pcm_sample_bit_depth_luma_minus1
      - pcm_sample_bit_depth_chroma_minus1
      - log2_min_pcm_luma_coding_block_size_minus3
      - log2_diff_max_min_pcm_luma_coding_block_size
      - pcm_loop_filter_disabled_flag
      - sps_ref_wraparound_enabled_flag
      - sps_ref_wraparound_offset
      - sps_temporal_mvp_enabled_flag
      - sps_sbtmvp_enabled_flag
      - sps_bdof_enabled_flag
      727288bd
  12. Jan 23, 2019
  13. Jan 21, 2019
  14. Nov 26, 2018
  15. Nov 20, 2018
  16. Nov 16, 2018
  17. Nov 06, 2018
  18. Nov 01, 2018
  19. Oct 31, 2018
    • Frank Bossen's avatar
      JVET-L0100 Combine intra/inter predictions with restriction · 350f8c28
      Frank Bossen authored
          to w×h >= 64 luma samples
      
          See merge request jvet/VVCSoftware_VTM!34
      
      Squashed commit of the following:
      
      commit fb98d9c6de449d04646b4c9ad561114c9561442a
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Wed Oct 31 08:18:02 2018 +0800
      
          fix the variables for L0100 as suggested
      
      commit 552f201ac2e00012a0657eee4d1a38a17bbd2306
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Wed Oct 31 00:52:58 2018 +0800
      
          fix the interaction
      
      commit 3f0f36f4068399f2b5c3dbefe5fcb1bbe2b1344d
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Tue Oct 30 12:17:43 2018 +0800
      
          fix distroy buffer size for L0100
      
      commit 649dd1d2b1c4aa5da783eb51c8633b4c47d312ea
      Merge: 859c574 5c46b9be
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Tue Oct 30 10:19:56 2018 +0800
      
          update the codebase
      
      commit 859c574bcacfac4cf0f099402a69341667981a93
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Tue Oct 30 10:14:03 2018 +0800
      
          update the codebase
      
      commit 694008b474f2dd924c567664e160637912e8e87d
      Merge: 0ac1683 e9bf7ed5
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Mon Oct 29 12:57:36 2018 +0800
      
          update the codebase
      
      commit 0ac1683267e5e17048843ea409275bc102290c1a
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Mon Oct 29 11:23:51 2018 +0800
      
          modify MHIntra as suggested
      
      commit a375e85c06a6e353562fea4ac89e44748f536c41
      Author: Shelly Chiang <chiangshelly@yahoo.com.tw>
      Date:   Thu Oct 25 11:48:44 2018 +0800
      
          merge MHIntra into VTM
      350f8c28
  20. Oct 25, 2018
  21. Oct 19, 2018
  22. Oct 12, 2018
  23. Sep 13, 2018
  24. Aug 15, 2018
Loading