Skip to content
Snippets Groups Projects

JVET-S0096 aspect 1: a RPL constraint

Merged JVET-S0096 aspect 1: a RPL constraint
jiechen/VVCSoftware_VTM:S0096_RPL_CONSTRAINT into master
All threads resolved!
Merged Jie Chen requested to merge jiechen/VVCSoftware_VTM:S0096_RPL_CONSTRAINT into master
All threads resolved!

The request is for JVET-S0096 aspect 1, a constraint is added in decoder side; JVET-S0096 aspect 3 is a spec. bug fix for rpl_idx[i] inference rule, software is correct, no need to change software; JVET-S0096 aspect 4 is a spec. bug fix for collocated picture check, software is correct, no need to change software; Moreover, JVET-S0095 aspect 5 is a semantics bug fix, no need to change software; JVET-S0095 aspect 6 is a change in inference condition for sesibility, no need to change software.

Merge request reports

Loading
Loading

Activity

Filter activity
  • Approvals
  • Assignees & reviewers
  • Comments (from bots)
  • Comments (from users)
  • Commits & branches
  • Edits
  • Labels
  • Lock status
  • Mentions
  • Merge request status
  • Tracking
  • Xiang Li resolved all threads

    resolved all threads

  • Xiang Li merged

    merged

  • Xiang Li mentioned in commit b2c770c1

    mentioned in commit b2c770c1

    • Please register or sign in to reply