Fix mem band cache enable in dmvr
Status | Pipeline | Created by | Stages | Actions |
---|---|---|---|---|
Stage: external |
Download artifacts
No artifacts found |
Fix memory bandwidth of DMVR again. Cache is enabled incorrectly in DMVR process. Checking srcPadStride enables cache because srcPadStride is always 0 other than DMVR process
Status | Pipeline | Created by | Stages | Actions |
---|---|---|---|---|
Stage: external |
Download artifacts
No artifacts found |